

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**






Fig. 1



$$Q_{\text{Total}} = Q_1 + Q_2 + Q_3 + Q_4 + Q_5 + Q_6 + Q_7 + Q_8 + Q_9 + Q_{10} + Q_{11}$$

Fig. 2

Fig. 3



$$Q = CV$$

$$C_{Total} = C_1 + C_2 + C_3 + \dots + C_n$$

$$\Delta V = V_2 - V_1$$

Forming a dielectric
Layer on a
Semiconductor Layer 40

Apply Mask and
then Etch Mask
To Pattern 41

Form vias in
dielectric and
remove Mask 42

Fill vias to
Form Studs 43

Apply Conductive
Layer over dielectric
and Studs 44

Etch Conductive
Layer To Form
Gap + Studs 45

Apply Another
dielectric Layer
ON Conductive layer 46

Mask and Form
vias in
dielectric Layer 47

Fill vias
With Conductive
Material To Form Studs 48

Deposit Another
Conductive Layer over
Dielectric Layer 49

Deposit Additional
dielectric and
Conductive Layers
AS needed 50

Fig. 4




Fig. 5(a)




Fig. 5(b)




Fig. 5(c)




Fig. 5(d)




Fig. 5(e)




Fig. 5(f)




Fig. 5(g)




Fig. 5(h)




Fig. 5(i)





Fig. 5(j)



Terminal 2

Terminal 1

Fig. 5(k)




Fig. 6(a)

Equivalent capacitor




Fig. 6(b)




Fig. 6(c)




Fig. 7(a)






Fig. 7(b)






Fig. 9(a)

Equivalent capacitor




Fig. 9(b)





Fig. 10



Electrode (Terminal 1) – Example: Porous carbon or doped silicon. Can be conductive carbon or silicon nanotube.
 Electrolyte (Terminal x) – Example: Potassium hydroxide
 Electrode (Terminal 2) – Example: Porous carbon or doped silicon. Can be conductive carbon or silicon nanotube.

Fig. 11

25

25




FIG. 13